Part Number Hot Search : 
PZ3032 PZ3032 T101K PZ3032 T101K HIN238IB NT6812 LF353D
Product Description
Full Text Search
 

To Download BD9D321EFJ Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  product structure: silicon monolithic integrated circuit this product has no designed protec tion against radioactive rays. 1/25 tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 14 ? 001 datashee t 4.5v to 18v input, 3.0a integrated mosfet 1ch synchronous buck dc/dc converter BD9D321EFJ general description BD9D321EFJ is a synchronous buck switching regulator with built-in low on-resistan ce power mosfets. it is capable of providing current of up to 3 a. the sllm tm control provides excellent efficiency characteristics in light-load conditions which make the product appropriate for equipment and devices that demand minimal standby power consumption. external phase compensation circuit is not necessary for it is a constant on-time control dc/dc converter with high speed response.  features ? synchronous single dc/dc converter ? constant on-time control ? sllm tm (simple light load mode) control ? over current protection ? short circuit protection ? thermal shutdown protection ? under voltage lockout protection ? adjustable soft start ? htsop-j8 package (backside heat dissipation) applications ? step-down power supply for dsps, fpgas, microprocessors, etc. ? set-top box ? lcd tvs ? dvd / blu-ray player / recorder ? entertainment devices key specifications ? input voltage range: 4.5v to 18.0 v ? output voltage setting range: 0.765v to 7v (v in 0.07)v to (v in 0.65)v ? output current: 3 a (max) ? switching frequency: 700 khz (typ) ? high side mosfet on-resistance:100 m ? (typ) ? low side mosfet on-resistance: 70 m ? (typ) ? standby current: 2 a (typ) package w (typ) x d (typ) x h (max) htsop-j8 4.90mm x 6.00mm x 1.00mm typical application circuit figure 1. typical application circuit htsop-j8 downloaded from: http:///
2/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 pin configuration pin descriptions terminal no. symbol function 1 en turning this terminal signal low level (0.3 v or lower) forces the device to enter the shutdown mode. turning this terminal signal high level (2.2 v or higher) enables the device. this terminal must be terminated. 2 fb an inverting input terminal of comparator which compares with reference voltage (v ref ). refer to page.17 for how to calculate the resistance of the output voltage setting. 3 vreg power supply voltage terminal inside ic. voltage of 5.25v (typ) is outputted with more than 2.2v is impressed to en terminal. connect 1f ceramic capacitor to ground. 4 ss terminal for setting the soft start time. the rise time of the output voltage can be specified by connecting a capacitor to this terminal. refer to page.17 for how to calculate the capacitance. 5 gnd ground terminal for the output stage of the switching regulator and the control circuit 6 sw switch node. this terminal is connected to t he source of the high-side mosfet and drain of the low-side mosfet. connect a bootstrap capacitor of 0.1f between this terminal and boot terminal. in addition, connect an indu ctor considering the direct current superimposition characteristic. 7 boot connect a bootstrap capacitor of 0.1f between this terminal and sw terminal. the voltage of this capacitor is the gate drive voltage of the high-side mosfet. 8 vin power supply terminal for the switching regulator. connecting a 20f(10f 2) and 0.1f ceramic capacitor to ground is recommended. - fin a backside heat dissipation pad. connecting to the internal pcb gr ound plane by using multiple via provides excellent heat dissipation characteristics. figure 2. pin assignment vin gnd fb en ss sw 7 8 6 5 3 4 2 1 (top view) vreg boot downloaded from: http:///
3/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 block diagram figure 3. block diagram a a z downloaded from: http:///
4/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 absolute maximum ratings (ta = 25 ? c) parameter symbol rating unit input voltage (note 1) v in 20 v boot voltage (note 1) v boot 27 v boot-sw voltage (note 1) v boot -v sw 7 v output feedback voltage v fb v reg v sw voltage (note 1) v sw 20 v v reg voltage (note 1) v reg 7 v ss voltage (note 1) v ss 7 v logic input voltage (note 1) v en 20 v power dissipation (note 2) pd 3.75 w operating temperature rang e topr -40 to +85 c storage temperature range tstg -55 to +150 c junction temperature tjmax +150 c (note 1) no need to exceed pd. (note 2) derating in done 30.08 mw/c for operating above ta 25c (mount on 4-layer 70.0mm 70.0mm 1.6mm board) caution1: operating the ic over the absolute maximum ratings may damage the ic. the damage can either be a short circuit betwee n pins or an open circuit between pins and the internal circuitry. therefore, it is import ant to consider circuit protecti on measures, such as adding a f use, in case the ic is operated over the absolute maximum ratings. caution2: the operating temperature range is intended to guarantee functional operation and does not guarantee the life of the lsi within this range. the life of the lsi is subject to derating depending on usage environment such as the voltage applied, ambient temperature and humidity. co nsider derating in the design of equipment and devices. recommended operating conditions parameter symbol limit unit min typ max input voltage v in 4.5 12 18 v boot voltage v boot 4.5 - 24 v sw voltage v sw -0.7 - +18 v boot-sw voltage v boot -v sw 4.5 - 5.5 v logic input voltage v en 0 - 18 v output current i out - - 3 a output voltage range v range 0.765 (note 3) - 7 (note 4) v (note 3) please use under the condition of vout vin 0.07 [v]. (note 4) please use under the condition of vout vin 0.65 [v]. (refer to the page 17 for how to calculate the output voltage setting.) downloaded from: http:///
5/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 electrical characteristics (ta = 25c, v in = 12v, v en = 3v unless otherwise specified) parameter symbol limit unit conditions min typ max standby circuit current i stb - 2 15 a v en =gnd operating circuit current i vin - 0.7 2 ma v en =3v, i out =0ma when no switching en low voltage v enl - - 0.3 v en high voltage v enh 2.2 - vin v en bias current i en - 1.5 5 a v en =3v <5v linear regulator block > vreg standby voltage v vreg_stb - - 0.1 v v en =gnd vreg output voltage v vreg 5 5.25 5.5 v maximum current i reg - 10 - ma < under-voltage lock-out block > uvlo threshold voltage v vreg_uvlo 3.4 3.8 4.2 v vreg: sweep up uvlo hysteresis voltage dv vreg_uvlo 200 300 400 mv vreg: sweep down < reference voltage block > fb threshold voltage1 v ref1 0.753 0.765 0.777 v v in =12v, v out =1.8v pwm mode operation fb threshold voltage2 v ref2 0.741 0.757 0.773 v v in =12v, v out =5.0v pwm mode operation fb input current i fb - - 1 a ss charge current i ssc 1.4 2.0 2.6 a ss discharge current i ssd 0.1 0.2 - ma vreg=5.25v, v ss =0.5v < on time control block > on time ton - 215 - nsec v in =12v, v out =1.8v minimum off time toffmin 100 200 - nsec high side fet on resistance r onh - 100 200 m ? low side fet on resistance r onl - 70 140 m ? < over current protection block > over current protection current limit iocp - 5 - a (note 5) (note 5) no tested on outgoing inspection. downloaded from: http:///
6/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 typical performance curves 1.50 1.60 1.70 1.80 1.90 2.00 00 . 511 . 522 . 53 i out [a] vout [v] 0 5 10 15 20 25 30 35 40 45 50 0 5 10 15 20 en [v] en input current [a] figure 4. vin current vs junction temperature figure 5. vin shutdown current vs junction temperature figure 6. en current vs en voltage figure 7. output voltage vs output current 0 1 2 3 4 5 6 7 8 9 10 -50 0 50 100 tj [c] vin supply current [a] 0 200 400 600 800 1000 1200 -50 0 50 100 tj [c] vin supply current [a] v in =12v v in =12v v in =12v downloaded from: http:///
7/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 typical performance curves (continued) 0 10 20 30 40 50 60 70 80 90 100 0.001 0.01 0.1 1 10 i out [a] efficiency [%] 1.70 1.72 1.74 1.76 1.78 1.80 1.82 1.84 1.86 1.88 1.90 0 5 10 15 20 vin[v] vout [v] i out =10ma figure 8. output voltage vs input voltage figure 10. start-up waveform en=0v 5v (v in =12v, v out =1.8v, i out =3a, css=3300pf) 500sec/div v out 1v/div sw 10v/div vreg 5v/div en 5v/div figure 11. start-up waveform v in =en (v in =12v, v out =1.8v, i out =3a, css=3300pf) 500sec/div v out 1v/div sw 10v/div vreg 5v/div v in 10v/div i out =1a figure 9. efficiency vs output current v out =1.05v v out =1.8v v out =3.3v v in =12v v out =5.0v v out =7.0v downloaded from: http:///
8/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 typical performance curves (continued) figure 12. shutdown waveform en=5v 0v (v in =12v, v out =1.8v, i out =3a, css=3300pf) figure 13. shutdown waveform v in =en (v in =12v, v out =1.8v, i out =3a, css=3300pf) 500sec/div v out 1v/div sw 10v/div vreg 5v/div v in 10v/div 500sec/div v out 1v/div sw 10v/div vreg 5v/div en 5v/div v out 50mv/div i out 2.0a/div figure 15. load transient response (v in =12v, v out =1.8v, i out =1a to 3a) 100sec/div v out 50mv/div i out 2.0a/div figure 14. load transient response (v in =12v, v out =1.8v, i out =50ma to 3a) 100sec/div downloaded from: http:///
9/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 typical performance curves (continued) 0 100 200 300 400 500 600 700 800 900 00 . 511 . 522 . 53 i out [a] switching frequency [khz] v out =1.8v 400 450 500 550 600 650 700 750 800 850 900 0 5 10 15 20 vin[v] switching frequency [khz] i out =1a v out =1.8v v in 100mv/div sw 5v/div figure 18. voltage ripple at input (v in =12v, v out =1.8v, i out =3a, l=2.2 h, c in =10 f x 2) figure 17. switching frequency vs output current figure 16. switching frequency vs input voltage 1sec/div v in =12v downloaded from: http:///
10/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 typical performance curves (continued) v out 20mv/div sw 5v/div figure 19. voltage ripple at output (v in =12v, v out =1.8v, i out =30ma, l=2.2 h, c out =22 f x 2) 10sec/div v out 20mv/div sw 5v/div figure 20. voltage ripple at output (v in =12v, v out =1.8v, i out =3a, l=2.2 h, c out =22 f x 2) 1sec/div 0.745 0.75 0.755 0.76 0.765 0.77 0.775 0.78 0 2 04 06 08 0 on duty[%] v ref [v] figure 21. reference voltage vs on duty (pwm operation) downloaded from: http:///
11/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 function explanations 1 basic operation 1-1 constant on time control BD9D321EFJ is a single synchronous buck switching regulator employing a constant on-time control system. it controls the on-time by using the duty ratio of v out /v in inside ic so that a switching frequency becomes 700 khz. therefore it runs with the frequency of 700 kh z under the constant on-time decided with v out / v in . 1-2 sllm tm control BD9D321EFJ utilizes switching operation in pwm (pulse widt h modulation) mode for heavier load, while it utilizes sllm (simple light load mode) control for lighter load to improve efficiency. figure 23. sw waveform ( sllm tm control) (v in = 12v, v out = 1.8v, i out = 30ma) figure 24. sw waveform ( pwm control) (v in = 12v, v out = 1.8v, i out = 3a) sllm tm control pwm control figure 22. efficiency (sllm tm control and pwm control) pwm control efficiency [%] output current i out [a] sllm tm control v out 20mv/div sw 5v/div 10sec/div v out 20mv/div sw 5v/div 1sec/div downloaded from: http:///
12/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 . v en 0 v out 0 soft start time v enh v enl en terminal output setting voltage tt 1-3 enable control the ic shutdown can be controlled by the voltage applied to the en terminal. when v en reaches 2.2 v (typ), the internal circuit is activated and the ic starts up. figure 25. start-up with en pin 1-4 soft start function by turning en terminal to high, the soft start function operates and it gradually starts output voltage by controlling th e current at start-up. also soft start function prevents sudden current and over shoot of output voltage. rising time can be set by connecting capacitor to ss terminal. for setting the rising time, please refer to page.17. figure 26. soft start timing chart downloaded from: http:///
13/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 2 protective functions the protective circuits are intended for prevention of damage caused by unexpected accide nts. do not use them for continuous protective operation. 2-1 over current protection (ocp) over current protection function is effective by controlling current which flows in low side mosfet by 1 cycle each of switching period. with inductor current exceeding the current restriction setting value i ocp when lg is on, the hg pulse cannot be hit even with fb voltage under ref voltage and lg continues to be on until it is below i ocp . it hits hg when it goes below i ocp . as a result both frequency and duty fluctuates and output voltage may decrease. in a case where output is decreased because of ocp, output may rise after ocp is released due to the action at high speed load response. this is non-latch protection and after over current situation is released the output voltage will recover. figure 27. over current protection timing chart a a a a a a downloaded from: http:///
14/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 2-2 under voltage lockout protection (uvlo) the under voltage lockout protection circuit monitors the vreg terminal voltage. the operation enters standby when the vreg terminal voltage is 3.5 v (typ) or lower. the operation starts when the vreg terminal voltage is 3.8 v (typ) or higher. figure 28. uvlo timing chart load at startup ensure that the respective output has light load at startup of this ic. also, restrain the power supply line noise at startup a nd voltage drop generated by operating current within the hysteresis width of uvlo. noise exceeding the hysteresis noise width may cause the ic to malfunction. 2-3 thermal shutdown function when the chip temperature exceeds tj = 175c, the dc/dc converter is stopped. the thermal shutdown circuit is intended for shutting down the ic from thermal runaway in an abnormal state with the temperature exceeding tjmax = 150c. do not use this function for application protection design. this is non-latch protection. downloaded from: http:///
15/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 application example table 1. recommended component values v in [v] v out [v] r1 [k ? ] r2 [k ? ] c1 [pf] l [h] (note 7) 12 1.0 6.8 22 - (note 6) 1.5 12 1.05 8.2 22 - (note 6) 1.5 12 1.2 12+0.51 22 - (note 6) 1.5 12 1.8 30 22 - (note 6) 2.2 12 3.3 68+5.6 22 - (note 6) 2.2 12 5.0 120+3.3 22 - (note 6) 3.3 12 7.0 180+3.3 22 - (note 6) 3.3 (note 6) c1 is a feed forward capacitor. additional phase boost can be achieved by adding the 5pf to 100pf capacitor (c1) in parallel with r1. (note 7) recommended inductor ? alps glmc series ? tdk spm6530 series selection of components externally connected (1) output lc filter constant the dc/dc converter requires an lc filter for smoothing the out put voltage in order to supply a continuous current to the load. selecting an inductor with a large inductance causes the ripple current ? i l that flows into the inductor to be small. however, decreasing the ripple voltage generated in the output is not advantageous in terms of the load transient response characteristic. an inductor with a small inductance im proves the transient response characteristic but causes the inductor ripple current to be large which increases the ripple voltage in the output voltage, showing a trade-off relationship. the recommended inductor values are shown in table 1. figure 29. application circuit downloaded from: http:///
16/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 the inductor peak to peak ripple current S i l is calculated using the following equation. [a] l f v ) v (v v i osc in out in out l ? ? ? ? ? 1 for example, with v in = 12 v, v out = 1.8 v, l = 2.2h and the switching frequency f osc = 700 khz, the calculated peak current S i l is 1.0a. then, the inductor saturation current must be larger than the sum of the maximum output current (i outmax ) and 1/2 of the inductor ripple current ( ? i l / 2). the output capacitor c out affects the output ripple voltage characteristics. the output capacitor c out must satisfy the required ripple voltage characteristics. the output ripple voltage can be represented by the following equation. [v] ) f c (r i v osc out esr l rpl ? ? ? ? ? r esr is the equivalent series resistance (esr) of the output capacitor. the capacitor rating must allow a sufficient margin with respect to the output voltage. the output ripple voltage can be decreased with a smaller esr. a ceramic capacitor of about 22 f to 100 f is recommended. pay attention to total capacitance value, when additional capacitor c load is connected in addition to output capacitor c out . then, please determine c load and soft start time tss (refer to (3) soft start setting) as satisfying the following equation. [f] out ss out ocp load out v t ) i (i c c ? ? i ocp is over current protection current limit value. i l t inductor saturation current > i outmax + S i l /2 average inductor current (output current i out ) S i l figure 30. waveform of current through inductor figure 31. output lc filter circuit downloaded from: http:///
17/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 (2) output voltage setting the output voltage value can be set by the feedback resistance ratio. figure 32. feedback resistor circuit v ref out v r r r v ? ? ? 2 2 1 the v ref can be represented by the following equation defining v out_t as the target output voltage. [v] [v] , case in case in 7105 .0 2.0 22.0 ,65.0 5.0 765 .0 02.0 5.0 07.0 _ 2 _ _ _ _ ? ? ? ? ?? ? ? ?? ? ? ?? ? ? ? ? ?? ? ? in t out in t out ref in t out in t out ref in t out v v v v v v v v v v v v BD9D321EFJ can operate under the condition which satisfies the following equation. 65 0 07 0 . v v . in out 3) soft start setting turning the en terminal signal high activates the soft start function. this causes the output voltage to rise gradually while the current at startup is placed under control. this allows the prevention of output voltage overshoot and inrush current. the rise time depends on the value of the capacitor connected to the ss terminal. [msec] [v] [pf] [msec] [ [v] [pf] 3300pf, with typ) a 0 current(2. source terminal start soft is typ) 7v voltage(0. threshold mos internal is typ) .765v voltage(0 terminal fb is terminal time start soft to connected capacitor is time start soft is time delay start soft is where . . . . . . . . = / ) ( = = / ) ( = a] [ a] ? ? ? ? ? ? ? ? ? ss d ss ss th fb ss ss d ss fb ss ss s s th s s d t t c v v c t t i v c t i v c t i a downloaded from: http:///
18/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 pcb layout design in the step-down dc/dc converter, a large pulse current flows into two loops. the first loop is the one into which the current flows when the high side fet is turned on. the flow starts from the input capacitor c in , runs through the fet, inductor l and output capacitor c out and back to ground of c in via ground of c out . the second loop is the one into which the current flows when the low side fet is turned on. the flow starts from the low side fet, runs through the inductor l and ou tput capacitor c out and back to ground of the low side fet via ground of c out . route these two loops as thick and as short as possible to allow noise to be reduced for improved efficiency. it is recommended to connect the input and output capacitors directly to the ground plane. the pcb layout has a great influence on the dc/dc converter in terms of all of the heat generation, noise and efficiency characteristics. accordingly, design the pcb layout considering the following points. ? connect an input capacitor as close as possible to the ic v in terminal on the same plane as the ic. ? if there is any unused area on the pcb, provide a copper fo il plane for the ground node to assist heat dissipation from the ic and the surrounding components. ? switching nodes such as sw are susceptible to noise due to ac coupling with other nodes. route the coil pattern as thick and as short as possible. ? provide lines connected to fb and ss far from the sw nodes. ? place the output capacitor away from the input capacitor in order to avoid the effect of harmonic noise from the input. figure 34. example of pcb layout en gnd_s gnd vin vin_s vout_s vout gnd gnd_s en gnd_s gnd vin vin_s vout_s vout gnd gnd_s figure 33. current loop of buck converter top layer bottom layer vout_s vout gnd gnd_s en gnd_s gnd vin vin_s r2 r1 c1 c vreg c ss c in c boot l c out vout_s vout gnd gnd_s en gnd_s gnd vin vin_s r2 r1 c1 c vreg c ss c in c boot l c out vout_s vout gnd gnd_s en gnd_s gnd vin vin_s r2 r1 c1 c vreg c ss c in c boot l c out downloaded from: http:///
19/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 power dissipation when designing the pcb layout and peripheral circuitry, sufficient consideration must be given to ensure that the power dissipation is within the allowable dissipation curve. htsop-j8 package 70 ? 70 ? 1.6 mm assembled glass epoxide board (1) 4-layer board (copper foil area 70 mm ? 70 mm) (2) 2-layer board (copper foil area 70 mm ? 70 mm) (3) 2-layer board (copper foil area 15 mm ? 15 mm) (4) 1-layer board (copper foil area 0 mm ? 0 mm) figure 35. power dissipation (htsop-j8) downloaded from: http:///
20/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 i/o equivalent circuit 1. en 2. fb 3. vreg 4. ss 6. sw 7. boot figure 36. i/o equivalence circuit . downloaded from: http:///
21/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 operational notes 1. reverse connection of power supply connecting the power supply in reverse polarity can damage the ic. take precautions against reverse polarity whe n connecting the power supply, such as mounting an external diode between the power supply and the ics power supply terminals. 2. power supply lines design the pcb layout pattern to provide low impedance supply lines. separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital bl ock from affecting the analog block. furthermore, connect a capacitor to ground at all power supply pins. consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors. 3. ground voltage ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition. 4. ground wiring pattern when using both small-signal and large-current ground traces , the two ground traces should be routed separately but connected to a single ground at the reference point of the app lication board to avoid fluctuations in the small-signal ground caused by large currents. also ensure that the ground traces of external components do not cause variations on the ground voltage. the ground lines must be as short and thick as possible to reduce line impedance. 5. thermal consideration should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. the absolute maximum rating of t he pd stated in this specification is when the ic is mounted on 4 - layer 70mm x 70mm x 1.6mm glass epoxy board. in case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the pd rating. 6. recommended operating conditions these conditions represent a range within which the expected characteristics of the ic can be approximately obtained. the electrical characteristics are guaranteed under the conditions of each parameter. 7. rush current when power is first supplied to the ic, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the ic has more than one power supply. therefore, give s pecial consideration to power coupling capacitance, power wiring, width of ground wiri ng, and routing of connections. 8. operation under strong electromagnetic field operating the ic in the presence of a strong electromagnetic field may cause the ic to malfunction. 9. testing on application boards when testing the ic on an application board, connecting a capacitor directly to a low-impedance output pin may subject the ic to stress. always discharge capacitors completely after each process or step. the ics power supply should always be turned off completely before connecting or removing it from the test setup during the in spection process. to prevent damage from static discharge, ground the ic during assembly and use similar precautions during transport and storage. 10. inter-pin short and mounting errors ensure that the direction and position are correct when mounting the ic on the pcb. incorrect mounting may result in damaging the ic. avoid nearby pins being shorted to each ot her especially to ground, power supply and output pin. inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few. downloaded from: http:///
22/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 operational notes C continued 11. regarding the input pin of the ic this monolithic ic contains p+ isolation and p substrat e layers between adjacent elements in order to keep them isolated. p-n junctions are formed at the intersection of t he p layers with the n layers of other elements, creating a parasitic diode or transistor. for example (refer to figure below): when gnd > pin a and gnd > pin b, the p-n junction operates as a parasitic diode. when gnd > pin b, the p-n junction operates as a parasitic transistor. parasitic diodes inevitably occur in the structure of the ic. the operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical dam age. therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the gnd voltage to an input pin (and thus to the p substrate) should be avoided. figure 37. example of monolithic ic structure 12. ceramic capacitor when using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to dc bias and others. 13. thermal shutdown circuit(tsd) this ic has a built-in thermal shutdown circuit that prevents heat damage to the ic. normal operation should always be within the ics power dissipation rating. if however the rating is exceeded for a continued perio d, the junction temperature (tj) will rise which will activate the tsd circuit that will turn off all output pins. when the tj fa lls below the tsd threshold, the circuits are automatically restored to normal operation. note that the tsd circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the tsd circuit be used in a set design or for any purpose other than protecting the ic from heat damage. 14. over current protection circuit (ocp) this ic incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. this protection circuit is effective in preventing damage due to sudden and unexpected incidents. however, the ic should not be used in applications characterized by continuous operation or transitioning of the protection circuit. downloaded from: http:///
23/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 ordering information b d 9 d 3 2 1 e f j - e 2 part numbe r package efj: htsop-j8 packaging and forming specification e2: embossed tape and reel marking diagram htsop-j8 (top view) d9d321 part number marking lot numbe r 1pin mark downloaded from: http:///
24/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 physical dimension, tape and reel information package name htsop-j8 ? order quantity needs to be multiple of the minimum quantity. embossed carrier tape tapequantity direction of feed the direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand 2500pcs e2 () direction of feed reel 1pin downloaded from: http:///
25/25 datasheet d a t a s h e e t BD9D321EFJ tsz02201-0j3j0ac00490-1-2 ? 2013 rohm co., ltd. all rights reserved. 29.jan.2015 rev.002 www.rohm.co.jp tsz22111 ? 15 ? 001 revision history date revision changes 07.aug.2013 001 created 29.jan.2015 002 revised the electrical characteristics and table1. added figure 21. downloaded from: http:///
datasheet d a t a s h e e t notice-ge rev.004 ? 2013 rohm co., ltd. all rights reserved. notice precaution on using rohm products 1. our products are designed and manufac tured for application in ordinary elec tronic equipments (such as av equipment, oa equipment, telecommunication equipment, home electroni c appliances, amusement equipment, etc.). if you intend to use our products in devices requiring ex tremely high reliability (such as medical equipment (note 1) , transport equipment, traffic equipment, aircraft/spacecra ft, nuclear power controllers, fuel c ontrollers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property (specific applications), please consult with the rohm sale s representative in advance. unless otherwise agreed in writing by rohm in advance, rohm shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ro hms products for specific applications. (note1) medical equipment classification of the specific applications japan usa eu china class  class  class  b class  class ? class  2. rohm designs and manufactures its products subject to strict quality control system. however, semiconductor products can fail or malfunction at a certain rate. please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe desi gn against the physical injury, damage to any property, which a failure or malfunction of our products may cause. the following are examples of safety measures: [a] installation of protection circuits or other protective devices to improve system safety [b] installation of redundant circuits to reduce the impact of single or multiple circuit failure 3. our products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditio ns, as exemplified below. accordin gly, rohm shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of an y rohms products under any special or extraordinary environments or conditions. if you intend to use our products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary: [a] use of our products in any types of liquid, incl uding water, oils, chemicals, and organic solvents [b] use of our products outdoors or in places where the products are exposed to direct sunlight or dust [c] use of our products in places where the products ar e exposed to sea wind or corrosive gases, including cl 2 , h 2 s, nh 3 , so 2 , and no 2 [d] use of our products in places where the products are exposed to static electricity or electromagnetic waves [e] use of our products in proximity to heat-producing components, plastic cords, or other flammable items [f] sealing or coating our products with resin or other coating materials [g] use of our products without cleaning residue of flux (ev en if you use no-clean type fluxes, cleaning residue of flux is recommended); or washing our products by using water or water-soluble cleaning agents for cleaning residue after soldering [h] use of the products in places subject to dew condensation 4. the products are not subjec t to radiation-proof design. 5. please verify and confirm characteristics of the final or mounted products in using the products. 6. in particular, if a transient load (a large amount of load applied in a short per iod of time, such as pulse. is applied, confirmation of performance characteristics after on-boar d mounting is strongly recomm ended. avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading c ondition may negatively affect product performance and reliability. 7. de-rate power dissipation (pd) depending on ambient temper ature (ta). when used in seal ed area, confirm the actual ambient temperature. 8. confirm that operation temperat ure is within the specified range described in the product specification. 9. rohm shall not be in any way responsible or liable for fa ilure induced under deviant condi tion from what is defined in this document. precaution for mounting / circuit board design 1. when a highly active halogenous (chlori ne, bromine, etc.) flux is used, the resi due of flux may negatively affect product performance and reliability. 2. in principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. if the flow sol dering method is preferred on a surface-mount products, please consult with the rohm representative in advance. for details, please refer to rohm mounting specification downloaded from: http:///
datasheet d a t a s h e e t notice-ge rev.004 ? 2013 rohm co., ltd. all rights reserved. precautions regarding application examples and external circuits 1. if change is made to the constant of an external circuit, pl ease allow a sufficient margin considering variations of the characteristics of the products and external components, including transient characteri stics, as well as static characteristics. 2. you agree that application notes, re ference designs, and associated data and in formation contained in this document are presented only as guidance for products use. theref ore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. rohm shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information. precaution for electrostatic this product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. please take proper caution in your manufacturing process and storage so that voltage exceeding t he products maximum rating will not be applied to products. please take special care under dry condit ion (e.g. grounding of human body / equipment / solder iron, isolation from charged objects, se tting of ionizer, friction prevention and temperature / humidity control). precaution for storage / transportation 1. product performance and soldered connections may deteriora te if the products are stor ed in the places where: [a] the products are exposed to sea winds or corros ive gases, including cl2, h2s, nh3, so2, and no2 [b] the temperature or humidity exceeds those recommended by rohm [c] the products are exposed to di rect sunshine or condensation [d] the products are exposed to high electrostatic 2. even under rohm recommended storage c ondition, solderability of products out of recommended storage time period may be degraded. it is strongly recommended to confirm sol derability before using products of which storage time is exceeding the recommended storage time period. 3. store / transport cartons in the co rrect direction, which is indicated on a carton with a symbol. otherwise bent leads may occur due to excessive stress applied when dropping of a carton. 4. use products within the specified time after opening a humidity barrier bag. baking is required before using products of which storage time is exceeding the recommended storage time period. precaution for product label qr code printed on rohm products label is for rohms internal use only. precaution for disposition when disposing products please dispose them proper ly using an authorized industry waste company. precaution for foreign exchange and foreign trade act since our products might fall under cont rolled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with rohm representative in case of export. precaution regarding intellectual property rights 1. all information and data including but not limited to application example contained in this document is for reference only. rohm does not warrant that foregoi ng information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. rohm shall not be in any way responsible or liable for infringement of any intellectual property rights or ot her damages arising from use of such information or data.: 2. no license, expressly or implied, is granted hereby under any intellectual property rights or other rights of rohm or any third parties with respect to the information contained in this document. other precaution 1. this document may not be reprinted or reproduced, in whol e or in part, without prior written consent of rohm. 2. the products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of rohm. 3. in no event shall you use in any wa y whatsoever the products and the related technical information contained in the products or this document for any military purposes, incl uding but not limited to, the development of mass-destruction weapons. 4. the proper names of companies or products described in this document are trademarks or registered trademarks of rohm, its affiliated companies or third parties. downloaded from: http:///
datasheet datasheet notice C we rev.001 ? 201 5 rohm co., ltd. all rights reserved. general precaution 1. before you use our pro ducts, you are requested to care fully read this document and fully understand its contents. rohm shall n ot be in an y way responsible or liabl e for fa ilure, malfunction or acci dent arising from the use of a ny rohms products against warning, caution or note contained in this document. 2. all information contained in this docume nt is current as of the issuing date and subj ec t to change without any prior notice. before purchasing or using rohms products, please confirm the la test information with a rohm sale s representative. 3. the information contained in this doc ument is provi ded on an as is basis and rohm does not warrant that all information contained in this document is accurate an d/or error-free. rohm shall not be in an y way responsible or liable for an y damages, expenses or losses incurred b y you or third parties resulting from inaccur acy or errors of or concerning such information. downloaded from: http:///


▲Up To Search▲   

 
Price & Availability of BD9D321EFJ

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X